View 5M240ZM100C5N_6378799.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

max v device handbook may 2011 mv51003-1.2 subscribe ? 2011 altera corporation. all rights reserved. altera, arria, cyclone, hardcopy, max, megacore, nios, quartus and stratix are reg. u.s. pat. & tm. off. and/or trademarks of altera corporation in the u.s. and other countries. all other trademarks and service marks are the propert y of their respective holders as described at www.altera.com/common/legal.html . altera warrants performance of its semiconductor products to current specifications in accordance with altera?s standard warr anty, but reserves the right to make changes to any products and services at any time without notice. altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by altera. altera customers are advi sed to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. 3. dc and switching characteristics for max v devices this chapter covers the electrical and switching characteristics for max ? v devices. electrical characteristics include operating conditions and power consumptions. this chapter also describes the timing model and specifications. you must consider the recommended dc and switching conditions described in this chapter to maintain the highest possible performance and reliability of the max v devices. this chapter contains the following sections: ?operating conditions? on page 3?1 ?power consumption? on page 3?10 ?timing model and specifications? on page 3?10 operating conditions ta b l e 3 ?1 through table 3?15 on page 3?9 list information about absolute maximum ratings, recommended operating conditions, dc electrical characteristics, and other specifications for max v devices. absolute maximum ratings ta b l e 3 ?1 lists the absolute maximum ratings for the max v device family. table 3?1. absolute maximum ratings for max v devices (note 1) , (2) symbol parameter conditions minimum maximum unit v ccint internal supply voltage with respect to ground ?0.5 2.4 v v ccio i/o supply voltage ? ?0.5 4.6 v v i dc input voltage ? ?0.5 4.6 v i out dc output current, per pin ? ?25 25 ma t stg storage temperature no bias ?65 150 c t amb ambient temperature under bias (3) ?65 135 c t j junction temperature tqfp and bga packages under bias ? 135 c notes to table 3?1 : (1) for more information, refer to the operating requirements for altera devices data sheet . (2) conditions beyond those listed in table 3?1 may cause permanent damage to a device. additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse affects on the device. (3) for more information about ?under bias? conditions, refer to table 3?2 . may 2011 mv51003-1.2
3?2 chapter 3: dc and switching characteristics for max v devices operating conditions max v device handbook may 2011 altera corporation recommended operating conditions ta b l e 3 ?2 lists recommended operating conditions for the max v device family. table 3?2. recommended operating conditions for max v devices symbol parameter conditions minimum maximum unit v ccint (1) 1.8-v supply voltage for internal logic and in-system programming (isp) max v devices 1.71 1.89 v v ccio (1) supply voltage for i/o buffers, 3.3-v operation ? 3.00 3.60 v supply voltage for i/o buffers, 2.5-v operation ? 2.375 2.625 v supply voltage for i/o buffers, 1.8-v operation ? 1.71 1.89 v supply voltage for i/o buffers, 1.5-v operation ? 1.425 1.575 v supply voltage for i/o buffers, 1.2-v operation ? 1.14 1.26 v v i input voltage (2) , (3) , (4) ?0.5 4.0 v v o output voltage ? 0 v ccio v t j operating junction temperature commercial range 0 85 c industrial range ?40 100 c extended range (5) ?40 125 c notes to table 3?2 : (1) max v device isp and/or user flash memory (ufm) programming using jtag or logic array is not guaranteed outside the recommend ed operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the ufm, alte ra recommends that you read back the ufm contents and verify it against the intended write data). (2) the minimum dc input is ?0.5 v. during transitions, the inputs may undershoot to ?2.0 v for input currents less than 100 ma and periods shorter than 20 ns. (3) during transitions, the inputs may overshoot to the voltages shown below based on the input duty cycle. the dc case is equiv alent to 100% duty cycle. for more information about 5.0-v tolerance, refer to the using max v devices in multi-voltage systems chapter. v in max. duty cycle 4.0 v 100% (dc) 4.1 v 90% 4.2 v 50% 4.3 v 30% 4.4 v 17% 4.5 v 10% (4) all pins, including the clock, i/o, and jtag pins, may be driven before v ccint and v ccio are powered. (5) for the extended temperature range of 100 to 125c, max v ufm programming (erase/write) is only supported using the jtag inte rface. ufm programming using the logic array interface is not guaranteed in this range.
chapter 3: dc and switching characteristics for max v devices 3?3 operating conditions may 2011 altera corporation max v device handbook programming/erasure specifications ta b l e 3 ?3 lists the programming/erasure specifications for the max v device family. dc electrical characteristics ta b l e 3 ?4 lists dc electrical characteristics for the max v device family. table 3?3. programming/erasure specifications for max v devices parameter block minimum typical maximum unit erase and reprogram cycles ufm ? ? 1000 (1) cycles configuration flash memory (cfm) ? ? 100 cycles note to table 3?3 : (1) this value applies to the commercial grade devices. for the industrial grade devices, the value is 100 cycles. table 3?4. dc electrical characteristics for max v devices (note 1) (part 1 of 2) symbol parameter conditions minimum typical maximum unit i i input pin leakage current v i = v ccio max to 0 v (2) ?10 ? 10 a i oz tri-stated i/o pin leakage current v o = v ccio max to 0 v (2) ?10 ? 10 a i ccstandby v ccint supply current (standby) (3) 5m40z, 5m80z, 5m160z, and 5m240z (commercial grade) (4) , (5) ?2590a 5m240z (commercial grade) (6) ?2796a 5m40z, 5m80z, 5m160z, and 5m240z (industrial grade) (5) , (7) ? 25 139 a 5m240z (industrial grade) (6) ? 27 152 a 5m570z (commercial grade) (4) ?2796a 5m570z (industrial grade) (7) ? 27 152 a 5m1270z and 5m2210z ? 2 ? ma v schmitt (8) hysteresis for schmitt trigger input (9) v ccio = 3.3 v ? 400 ? mv v ccio = 2.5 v ? 190 ? mv i ccpowerup v ccint supply current during power-up (10) max v devices ? ? 40 ma r pullup value of i/o pin pull-up resistor during user mode and isp v ccio = 3.3 v (11) 5?25k ? v ccio = 2.5 v (11) 10 ? 40 k ? v ccio = 1.8 v (11) 25 ? 60 k ? v ccio = 1.5 v (11) 45 ? 95 k ? v ccio = 1.2 v (11) 80 ? 130 k ?
3?4 chapter 3: dc and switching characteristics for max v devices operating conditions max v device handbook may 2011 altera corporation i pullup i/o pin pull-up resistor current when i/o is unprogrammed ? ? ? 300 a c io input capacitance for user i/o pin ???8pf c gclk input capacitance for dual-purpose gclk/user i/o pin ???8pf notes to table 3?4 : (1) typical values are for t a = 25c, v ccint = 1.8 v and v ccio = 1.2, 1.5, 1.8, 2.5, or 3.3 v. (2) this value is specified for normal device operation. the value may vary during power-up. this applies to all v ccio settings (3.3, 2.5, 1.8, 1.5, and 1.2 v). (3) v i = ground, no load, and no toggling inputs. (4) commercial temperature ranges from 0c to 85c with the maximum current at 85c. (5) not applicable to the t144 package of the 5m240z device. (6) only applicable to the t144 package of the 5m240z device. (7) industrial temperature ranges from ?40c to 100c with the maximum current at 100c. (8) this value applies to commercial and industrial range devices. for extended temperature range devices, the v schmitt typical value is 300 mv for v ccio = 3.3 v and 120 mv for v ccio = 2.5 v. (9) the tck input is susceptible to high pulse glitches when the input signal fall time is greater than 200 ns for all i/o standards. (10) this is a peak current value with a maximum duration of t config time. (11) pin pull-up resistance values will lower if an external source drives the pin higher than v ccio . table 3?4. dc electrical characteristics for max v devices (note 1) (part 2 of 2) symbol parameter conditions minimum typical maximum unit
chapter 3: dc and switching characteristics for max v devices 3?5 operating conditions may 2011 altera corporation max v device handbook output drive characteristics figure 3?1 shows the typical drive strength characteristics of max v devices. i/o standard specifications ta b l e 3 ?5 through table 3?13 on page 3?8 list the i/o standard specifications for the max v device family. figure 3?1. output drive characteristics of max v devices (note 1) notes to figure 3?1 : (1) the dc output current per pin is subject to the absolute maximum rating of table 3?1 on page 3?1 . (2) 1.2-v v ccio is only applicable to the maximum drive strength. 0 5 10 15 20 25 30 35 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 voltage (v) typical i o output current (ma) 3.3-v vccio 2.5-v vccio 1.8-v vccio 1.5-v vccio (minimum drive strength) max v output drive i oh characteristics 0 5 10 15 20 25 30 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 voltage (v) typical i o output current (ma) 3.3-v vccio 2.5-v vccio 1.8-v vccio 1.5-v vccio (minimum drive strength) max v output drive i ol characteristics 0 10 20 30 40 50 60 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 voltage (v) typical i o output current (ma) 3.3-v vccio 2.5-v vccio 1.8-v vccio 1.5-v vccio (maximum drive strength) max v output drive i ol characteristics 1.2-v vccio (2) max v output drive i oh characteristics (maximum drive strength) 0 10 20 30 40 50 60 70 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 voltage (v) typical i o output current (ma) 3.3-v vccio 2.5-v vccio 1.8-v vccio 1.5-v vccio 1.2-v vccio (2) table 3?5. 3.3-v lvttl specifications for max v devices symbol parameter conditions minimum maximum unit v ccio i/o supply voltage ? 3.0 3.6 v v ih high-level input voltage ? 1.7 4.0 v v il low-level input voltage ? ?0.5 0.8 v v oh high-level output voltage ioh = ?4 ma (1) 2.4 ? v v ol low-level output voltage iol = 4 ma (1) ?0.45v note to table 3?5 : (1) this specification is supported across all the programmable drive strength settings available for this i/o standard, as show n in the max v device architecture chapter.
3?6 chapter 3: dc and switching characteristics for max v devices operating conditions max v device handbook may 2011 altera corporation table 3?6. 3.3-v lvcmos specifications for max v devices symbol parameter conditions minimum maximum unit v ccio i/o supply voltage ? 3.0 3.6 v v ih high-level input voltage ? 1.7 4.0 v v il low-level input voltage ? ?0.5 0.8 v v oh high-level output voltage v ccio = 3.0, ioh = ?0.1 ma (1) v ccio ? 0.2 ? v v ol low-level output voltage v ccio = 3.0, iol = 0.1 ma (1) ?0.2v note to table 3?6 : (1) this specification is supported across all the programmable drive strength settings available for this i/o standard, as show n in the max v device architecture chapter. table 3?7. 2.5-v i/o specifications for max v devices symbol parameter conditions minimum maximum unit v ccio i/o supply voltage ? 2.375 2.625 v v ih high-level input voltage ? 1.7 4.0 v v il low-level input voltage ? ?0.5 0.7 v v oh high-level output voltage ioh = ?0.1 ma (1) 2.1 ? v ioh = ?1 ma (1) 2.0 ? v ioh = ?2 ma (1) 1.7 ? v v ol low-level output voltage iol = 0.1 ma (1) ?0.2v iol = 1 ma (1) ?0.4v iol = 2 ma (1) ?0.7v note to table 3?7 : (1) this specification is supported across all the programmable drive strength settings available for this i/o standard, as show n in the max v device architecture chapter. table 3?8. 1.8-v i/o specifications for max v devices symbol parameter conditions minimum maximum unit v ccio i/o supply voltage ? 1.71 1.89 v v ih high-level input voltage ? 0.65 v ccio 2.25 (2) v v il low-level input voltage ? ?0.3 0.35 v ccio v v oh high-level output voltage ioh = ?2 ma (1) v ccio ? 0.45 ? v v ol low-level output voltage iol = 2 ma (1) ?0.45v notes to table 3?8 : (1) this specification is supported across all the programmable drive strength settings available for this i/o standard, as show n in the max v device architecture chapter. (2) this maximum v ih reflects the jedec specification. the max v input buffer can tolerate a v ih maximum of 4.0, as specified by the v i parameter in table 3?2 on page 3?2 .
chapter 3: dc and switching characteristics for max v devices 3?7 operating conditions may 2011 altera corporation max v device handbook table 3?9. 1.5-v i/o specifications for max v devices symbol parameter conditions minimum maximum unit v ccio i/o supply voltage ? 1.425 1.575 v v ih high-level input voltage ? 0.65 v ccio v ccio + 0.3 (2) v v il low-level input voltage ? ?0.3 0.35 v ccio v v oh high-level output voltage ioh = ?2 ma (1) 0.75 v ccio ?v v ol low-level output voltage iol = 2 ma (1) ?0.25 v ccio v notes to table 3?9 : (1) this specification is supported across all the programmable drive strength settings available for this i/o standard, as show n in the max v device architecture chapter. (2) this maximum v ih reflects the jedec specification. the max v input buffer can tolerate a v ih maximum of 4.0, as specified by the v i parameter in table 3?2 on page 3?2 . table 3?10. 1.2-v i/o specifications for max v devices symbol parameter conditions minimum maximum unit v ccio i/o supply voltage ? 1.14 1.26 v v ih high-level input voltage ? 0.8 v ccio v ccio +0.3 v v il low-level input voltage ? ?0.3 0.25 v ccio v v oh high-level output voltage ioh = ?2 ma (1) 0.75 v ccio ?v v ol low-level output voltage iol = 2 ma (1) ?0.25v ccio v note to table 3?10 : (1) this specification is supported across all the programmable drive strength settings available for this i/o standard, as show n in the max v device architecture chapter. table 3?11. 3.3-v pci specifications for max v devices (note 1) symbol parameter conditions minimum typical maximum unit v ccio i/o supply voltage ? 3.0 3.3 3.6 v v ih high-level input voltage ? 0.5 v ccio ?v ccio + 0.5 v v il low-level input voltage ? ?0.5 ? 0.3 v ccio v v oh high-level output voltage ioh = ?500 a 0.9 v ccio ??v v ol low-level output voltage iol = 1.5 ma ? ? 0.1 v ccio v note to table 3?11 : (1) 3.3-v pci i/o standard is only supported in bank 3 of the 5m1270z and 5m2210z devices. table 3?12. lvds specifications for max v devices (note 1) symbol parameter conditions minimum typical maximum unit v ccio i/o supply voltage ? 2.375 2.5 2.625 v v od differential output voltage swing ? 247 ? 600 mv v os output offset voltage ? 1.125 1.25 1.375 v note to table 3?12 : (1) supports emulated lvds output using a three-resistor network (lvds_e_3r).
3?8 chapter 3: dc and switching characteristics for max v devices operating conditions max v device handbook may 2011 altera corporation bus hold specifications ta b l e 3 ?1 4 lists the bus hold specifications for the max v device family. table 3?13. rsds specifications for max v devices (note 1) symbol parameter conditions minimum typical maximum unit v ccio i/o supply voltage ? 2.375 2.5 2.625 v v od differential output voltage swing ? 247 ? 600 mv v os output offset voltage ? 1.125 1.25 1.375 v note to table 3?13 : (1) supports emulated rsds output using a three-resistor network (rsds_e_3r). table 3?14. bus hold specifications for max v devices parameter conditions v ccio level unit 1.2 v 1.5 v 1.8 v 2.5 v 3.3 v min max min max min max min max min max low sustaining current v in > v il (maximum) 10 ? 20 ? 30 ? 50 ? 70 ? a high sustaining current v in < v ih (minimum) ?10 ? ?20 ? ?30 ? ?50 ? ?70 ? a low overdrive current 0 v < v in < v ccio ?130?160?200?300?500a high overdrive current 0 v < v in < v ccio ? ?130 ? ?160 ? ?200 ? ?300 ? ?500 a
chapter 3: dc and switching characteristics for max v devices 3?9 operating conditions may 2011 altera corporation max v device handbook power-up timing ta b l e 3 ?1 5 lists the power-up timing characteristics for the max v device family. table 3?15. power-up timing for max v devices symbol parameter device temperature range min typ max unit t config the amount of time from when minimum v ccint is reached until the device enters user mode (1) 5m40z commercial and industrial ? ? 200 s extended ? ? 300 s 5m80z commercial and industrial ? ? 200 s extended ? ? 300 s 5m160z commercial and industrial ? ? 200 s extended ? ? 300 s 5m240z (2) commercial and industrial ? ? 200 s extended ? ? 300 s 5m240z (3) commercial and industrial ? ? 300 s extended ? ? 400 s 5m570z commercial and industrial ? ? 300 s extended ? ? 400 s 5m1270z (4) commercial and industrial ? ? 300 s extended ? ? 400 s 5m1270z (5) commercial and industrial ? ? 450 s extended ? ? 500 s 5m2210z commercial and industrial ? ? 450 s extended ? ? 500 s notes to table 3?15 : (1) for more information about power-on reset (por) trigger voltage, refer to the hot socketing and power-on reset in max v devices chapter. (2) not applicable to the t144 package of the 5m240z device. (3) only applicable to the t144 package of the 5m240z device. (4) not applicable to the f324 package of the 5m1270z device. (5) only applicable to the f324 package of the 5m1270z device.
3?10 chapter 3: dc and switching characteristics for max v devices power consumption max v device handbook may 2011 altera corporation power consumption you can use the altera ? powerplay early power estimator and powerplay power analyzer to estimate the device power. f for more information about these power analysis tools, refer to the powerplay early power estimator for altera cplds user guide and the powerplay power analysis chapter in volume 3 of the quartus ii handbook. timing model and specifications max v devices timing can be analyzed with the altera quartus ? ii software, a variety of industry-standard eda simulators and timing analyzers, or with the timing model shown in figure 3?2 . max v devices have predictable internal delays that allow you to determine the worst-case timing of any design. the software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation. you can derive the timing characteristics of any signal path from the timing model and parameters of a particular device. you can calculate external timing parameters, which represent pin-to-pin timing delays, as the sum of the internal parameters. f for more information, refer to an629: und erstanding timing in altera cplds . figure 3?2. timing model for max v devices i/o pin i/o input delay t in input global input delay t c4 t r4 output delay t od t xz t zx t local t glob logic element i/o pin t fastio output routing delay user flash memory f r om adjace n t le to adjace n t le input routing delay t dl t lut t c lut delay register control delay regi s te r delay s t co t su t h t pre t clr data-i n /lut chai n data-o u t t iodr output and output enable data delay t ioe t comb combi n atio n al path delay
chapter 3: dc and switching characteristics for max v devices 3?11 timing model and specifications may 2011 altera corporation max v device handbook preliminary and final timing this section describes the performance, internal, external, and ufm timing specifications. all specifications are representative of the worst-case supply voltage and junction temperature conditions. timing models can have either preliminary or final status. the quartus ii software issues an informational message during the design compilation if the timing models are preliminary. table 3?16 lists the status of the max v device timing models. preliminary status means the timing model is subject to change. initially, timing numbers are created using simulation results, process data, and other known parameters. these tests are used to make the preliminary numbers as close to the actual timing parameters as possible. final timing numbers are based on actual device operation and testing. these numbers reflect the actual performance of the device under the worst-case voltage and junction temperature conditions. performance ta b l e 3 ?1 7 lists the max v device performance for some common designs. all performance values were obtained with the quartus ii software compilation of megafunctions. table 3?16. timing model status for max v devices device final 5m40z v 5m80z v 5m160z v 5m240z v 5m570z v 5m1270z v 5m2210z v table 3?17. device performance for max v devices (part 1 of 2) resource used design size and function resources used performance unit 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z mode les ufm blocks c4 c5, i5 c4 c5, i5 le 16-bit counter (1) ? 16 0 184.1 118.3 247.5 201.1 mhz 64-bit counter (1) ? 64 0 83.2 80.5 154.8 125.8 mhz 16-to-1 multiplexer ? 11 0 17.4 20.4 8.0 9.3 ns 32-to-1 multiplexer ? 24 0 12.5 25.3 9.0 11.4 ns 16-bit xor function ? 5 0 9.0 16.1 6.6 8.2 ns 16-bit decoder with single address line ? 5 0 9.2 16.1 6.6 8.2 ns
3?12 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation internal timing parameters internal timing parameters are specified on a speed grade basis independent of device density. table 3?18 through table 3?25 on page 3?19 list the max v device internal timing microparameters for les, input/output elements (ioes), ufm blocks, and multitrack interconnects. f for more information about each internal timing microparameters symbol, refer to an629: understanding timing in altera cplds . ufm 512 16 none 3 1 10.0 10.0 10.0 10.0 mhz 512 16 spi (2) 37 1 9.7 9.7 8.0 8.0 mhz 512 8 parallel (3) 73 1 (4) (4) (4) (4) mhz 512 16 i 2 c (3) 142 1 100 (5) 100 (5) 100 (5) 100 (5) khz notes to table 3?17 : (1) this design is a binary loadable up counter. (2) this design is configured for read-only operation in extended mode. read and write ability increases the number of logic ele ments (les) used. (3) this design is configured for read-only operation. read and write ability increases the number of les used. (4) this design is asynchronous. (5) the i 2 c megafunction is verified in hardware up to 100-khz serial clock line rate. table 3?17. device performance for max v devices (part 2 of 2) resource used design size and function resources used performance unit 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z mode les ufm blocks c4 c5, i5 c4 c5, i5 table 3?18. le internal timing microparameters for max v devices (part 1 of 2) symbol parameter 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max t lut le combinational look-up table (lut) delay ? 1,215 ? 2,247 ? 742 ? 914 ps t comb combinational path delay ? 243 ? 309 ? 192 ? 236 ps t clr le register clear delay 401 ? 545 ? 309 ? 381 ? ps t pre le register preset delay 401 ? 545 ? 309 ? 381 ? ps t su le register setup time before clock 260 ? 321 ? 271 ? 333 ? ps t h le register hold time after clock 0 ?0 ?0 ?0 ?ps t co le register clock-to-output delay ? 380 ? 494 ? 305 ? 376 ps
chapter 3: dc and switching characteristics for max v devices 3?13 timing model and specifications may 2011 altera corporation max v device handbook t clkhl minimum clock high or low time 253 ? 339 ? 216 ? 266 ? ps t c register control delay ? 1,356 ? 1,741 ? 1,114 ? 1,372 ps table 3?18. le internal timing microparameters for max v devices (part 2 of 2) symbol parameter 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max table 3?19. ioe internal timing microparameters for max v devices symbol parameter 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max t fastio data output delay from adjacent le to i/o block ? 170 ? 428 ? 207 ? 254 ps t in i/o input pad and buffer delay ? 907 ? 986 ? 920 ? 1,132 ps t glob (1) i/o input pad and buffer delay used as global signal pin ? 2,261 ? 3,322 ? 1,974 ? 2,430 ps t ioe internally generated output enable delay ? 530 ? 1,410 ? 374 ? 460 ps t dl input routing delay ? 318 ? 509 ? 291 ? 358 ps t od (2) output delay buffer and pad delay ? 1,319 ? 1,543 ? 1,383 ? 1,702 ps t xz (3) output buffer disable delay ? 1,045 ? 1,276 ? 982 ? 1,209 ps t zx (4) output buffer enable delay ? 1,160 ? 1,353 ? 1,303 ? 1,604 ps notes to table 3?19 : (1) delay numbers for t glob differ for each device density and speed grade. the delay numbers for t glob , shown in table 3?19 , are based on a 5m240z device target. (2) for more information about delay adders associated with different i/o standards, drive strengths, and slew rates, refer to table 3?34 on page 3?24 and table 3?35 on page 3?25 . (3) for more information about t xz delay adders associated with different i/o standards, drive strengths, and slew rates, refer to table 3?22 on page 3?15 and table 3?23 on page 3?15 . (4) for more information about t zx delay adders associated with different i/o standards, drive strengths, and slew rates, refer to table 3?20 on page 3?14 and table 3?21 on page 3?14 .
3?14 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation ta b l e 3 ?2 0 through ta b l e 3 ?2 3 list the adder delays for t zx and t xz microparameters when using an i/o standard other than 3.3-v lvttl with 16 ma drive strength. table 3?20. t zx ioe microparameter adders for fast slew rate for max v devices standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl 16 ma ?0 ?0 ?0 ?0 ps 8 ma ? 72 ? 74 ? 101 ? 125 ps 3.3-v lvcmos 8 ma ?0 ?0 ?0 ?0 ps 4 ma ? 72 ? 74 ? 101 ? 125 ps 2.5-v lvttl / lvcmos 14 ma ? 126 ? 127 ? 155 ? 191 ps 7 ma ? 196 ? 197 ? 545 ? 671 ps 1.8-v lvttl / lvcmos 6 ma ? 608 ? 610 ? 721 ? 888 ps 3 ma ? 681 ? 685 ? 2012 ? 2477 ps 1.5-v lvcmos 4 ma ? 1162 ? 1157 ? 1590 ? 1957 ps 2 ma ? 1245 ? 1244 ? 3269 ? 4024 ps 1.2-v lvcmos 3 ma ? 1889 ? 1856 ? 2860 ? 3520 ps 3.3-v pci 20 ma ? 72 ? 74 ? ?18 ? ?22 ps lvds ? ? 126 ? 127 ? 155 ? 191 ps rsds ? ? 126 ? 127 ? 155 ? 191 ps table 3?21. t zx ioe microparameter adders for slow slew rate for max v devices standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl 16 ma ? 5,951 ? 6,063 ? 6,012 ? 5,743 ps 8 ma ? 6,534 ? 6,662 ? 8,785 ? 8,516 ps 3.3-v lvcmos 8 ma ? 5,951 ? 6,063 ? 6,012 ? 5,743 ps 4 ma ? 6,534 ? 6,662 ? 8,785 ? 8,516 ps 2.5-v lvttl / lvcmos 14 ma ? 9,110 ? 9,237 ? 10,072 ? 9,803 ps 7 ma ? 9,830 ? 9,977 ? 12,945 ? 12,676 ps 1.8-v lvttl / lvcmos 6 ma ? 21,800 ? 21,787 ? 21,185 ? 20,916 ps 3 ma ? 23,020 ? 23,037 ? 24,597 ? 24,328 ps 1.5-v lvcmos 4 ma ? 39,120 ? 39,067 ? 34,517 ? 34,248 ps 2 ma ? 40,670 ? 40,617 ? 39,717 ? 39,448 ps 1.2-v lvcmos 3 ma ? 69,505 ? 70,461 ? 55,800 ? 55,531 ps 3.3-v pci 20 ma ? 6,534 ? 6,662 ? 35 ? 44 ps
chapter 3: dc and switching characteristics for max v devices 3?15 timing model and specifications may 2011 altera corporation max v device handbook table 3?22. t xz ioe microparameter adders for fast slew rate for max v devices standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl 16 ma?0?0?0?0 ps 8 ma ? ?69 ? ?69 ? ?74 ? ?91 ps 3.3-v lvcmos 8 ma?0?0?0?0 ps 4 ma ? ?69 ? ?69 ? ?74 ? ?91 ps 2.5-v lvttl / lvcmos 14 ma ? ?7 ? ?10 ? ?46 ? ?56 ps 7 ma ? ?66 ? ?69 ? ?82 ? ?101 ps 1.8-v lvttl / lvcmos 6 ma ? 45 ? 37 ? ?7 ? ?8 ps 3 ma ? 34 ? 25 ? 119 ? 147 ps 1.5-v lvcmos 4 ma ? 166 ? 155 ? 339 ? 418 ps 2 ma ? 190 ? 179 ? 464 ? 571 ps 1.2-v lvcmos 3 ma ? 300 ? 283 ? 817 ? 1,006 ps 3.3-v pci 20 ma ? ?69 ? ?69 ? 80 ? 99 ps lvds ? ? ?7 ? ?10 ? ?46 ? ?56 ps rsds ? ? ?7 ? ?10 ? ?46 ? ?56 ps table 3?23. t xz ioe microparameter adders for slow slew rate for max v devices standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl 16 ma ? 171 ? 174 ? 73 ? ?132 ps 8 ma ? 112 ? 116 ? 758 ? 553 ps 3.3-v lvcmos 8 ma ? 171 ? 174 ? 73 ? ?132 ps 4 ma ? 112 ? 116 ? 758 ? 553 ps 2.5-v lvttl / lvcmos 14 ma ? 213 ? 213 ? 32 ? ?173 ps 7 ma ? 166 ? 166 ? 714 ? 509 ps 1.8-v lvttl / lvcmos 6 ma ? 441 ? 438 ? 96 ? ?109 ps 3 ma ? 496 ? 494 ? 963 ? 758 ps 1.5-v lvcmos 4 ma ? 765 ? 755 ? 238 ? 33 ps 2 ma ? 903 ? 897 ? 1,319 ? 1,114 ps 1.2-v lvcmos 3 ma ? 1,159 ? 1,130 ? 400 ? 195 ps 3.3-v pci 20 ma ? 112 ? 116 ? 303 ? 373 ps
3?16 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation 1 the default slew rate setting for max v devices in the quartus ii design software is ?fast?. table 3?24. ufm block internal timing microparameters for max v devices (part 1 of 2) symbol parameter 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max t aclk address register clock period 100 ? 100 ? 100 ? 100 ? ns t asu address register shift signal setup to address register clock 20?20?20?20?ns t ah address register shift signal hold to address register clock 20?20?20?20?ns t ads address register data in setup to address register clock 20?20?20?20?ns t adh address register data in hold from address register clock 20?20?20?20?ns t dclk data register clock period 100 ? 100 ? 100 ? 100 ? ns t dss data register shift signal setup to data register clock 60?60?60?60?ns t dsh data register shift signal hold from data register clock 20?20?20?20?ns t dds data register data in setup to data register clock 20?20?20?20?ns t ddh data register data in hold from data register clock 20?20?20?20?ns t dp program signal to data clock hold time 0?0?0?0?ns t pb maximum delay between program rising edge to ufm busy signal rising edge ? 960 ? 960 ? 960 ? 960 ns t bp minimum delay allowed from ufm busy signal going low to program signal going low 20?20?20?20?ns t ppmx maximum length of busy pulse during a program ? 100 ? 100 ? 100 ? 100 s
chapter 3: dc and switching characteristics for max v devices 3?17 timing model and specifications may 2011 altera corporation max v device handbook t ae minimum erase signal to address clock hold time 0?0?0?0 ?ns t eb maximum delay between the erase rising edge to the ufm busy signal rising edge ? 960 ? 960 ? 960 ? 960 ns t be minimum delay allowed from the ufm busy signal going low to erase signal going low 20?20?20?20?ns t epmx maximum length of busy pulse during an erase ? 500 ? 500 ? 500 ? 500 ms t dco delay from data register clock to data register output ?5?5?5?5ns t oe delay from osc_ena signal reaching ufm to rising clock of osc leaving the ufm 180 ? 180 ? 180 ? 180 ? ns t ra maximum read access time ?65?65?65?65ns t oscs maximum delay between the osc_ena rising edge to the erase/program signal rising edge 250 ? 250 ? 250 ? 250 ? ns t osch minimum delay allowed from the erase/program signal going low to osc_ena signal going low 250 ? 250 ? 250 ? 250 ? ns table 3?24. ufm block internal timing microparameters for max v devices (part 2 of 2) symbol parameter 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max
3?18 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation figure 3?3 through figure 3?5 show the read, program, and erase waveforms for ufm block timing parameters listed in table 3?24 . figure 3?3. ufm read waveform t dco t dclk t dss t dsh t adh t ads t asu t aclk t ah arshft arclk ardin drshft drclk drdin drdo u t program erase b u sy 16 data bits 9 address bits osc_e n a figure 3?4. ufm program waveform t ads t asu t aclk t adh t ah t dds t dclk t dss t dsh t ddh t pb t bp t ppmx t oscs t osch arshft arclk ardin drshft drclk drdin drdo u t program erase b u sy 16 data bits 9 address bits osc_e n a
chapter 3: dc and switching characteristics for max v devices 3?19 timing model and specifications may 2011 altera corporation max v device handbook external timing parameters external timing parameters are specified by device density and speed grade. all external i/o timing parameters shown are for the 3.3-v lvttl i/o standard with the maximum drive strength and fast slew rate. for external i/o timing using standards other than lvttl or for different drive strengths, use the i/o standard input and output delay adders in table 3?32 on page 3?23 through table 3?36 on page 3?25 . f for more information about each external timing parameters symbol, refer to an629: understanding timing in altera cplds . figure 3?5. ufm erase waveform arshft arclk ardin drshft drclk drdin drdo u t program erase b u sy 9 address bits t asu t aclk t ah t adh t ads t eb t epmx t oscs t osch osc_e n a t be table 3?25. routing delay internal timing microparameters for max v devices routing 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max t c4 ? 860 ? 1,973 ? 561 ? 690 ps t r4 ? 655 ? 1,479 ? 445 ? 548 ps t local ? 1,143 ? 2,947 ? 731 ? 899 ps
3?20 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation ta b l e 3 ?2 6 lists the external i/o timing parameters for the 5m40z, 5m80z, 5m160z, and 5m240z devices. ta b l e 3 ?2 7 lists the external i/o timing parameters for the t144 package of the 5m240z device. table 3?26. global clock external i/o timing paramete rs for the 5m40z, 5m80z, 5m160z, and 5m240z devices (note 1) , (2) symbol parameter condition c4 c5, i5 unit min max min max t pd1 worst case pin-to-pin delay through one lut 10 pf ? 7.9 ? 14.0 ns t pd2 best case pin-to-pin delay through one lut 10 pf ? 5.8 ? 8.5 ns t su global clock setup time ? 2.4 ? 4.6 ? ns t h global clock hold time ? 0 ? 0 ? ns t co global clock to output delay 10 pf 2.0 6.6 2.0 8.6 ns t ch global clock high time ? 253 ? 339 ? ps t cl global clock low time ? 253 ? 339 ? ps t cnt minimum global clock period for 16-bit counter ? 5.4 ? 8.4 ? ns f cnt maximum global clock frequency for 16-bit counter ? ? 184.1 ? 118.3 mhz notes to table 3?26 : (1) the maximum frequency is limited by the i/o standard on the clock input pin. the 16-bit counter critical delay performs fast er than this global clock input pin maximum frequency. (2) not applicable to the t144 package of the 5m240z device. table 3?27. global clock external i/o timing parameters for the 5m240z device (note 1) , (2) symbol parameter condition c4 c5, i5 unit min max min max t pd1 worst case pin-to-pin delay through one lut 10 pf ? 9.5 ? 17.7 ns t pd2 best case pin-to-pin delay through one lut 10 pf ? 5.7 ? 8.5 ns t su global clock setup time ? 2.2 ? 4.4 ? ns t h global clock hold time ? 0 ? 0 ? ns t co global clock to output delay 10 pf 2.0 6.7 2.0 8.7 ns t ch global clock high time ? 253 ? 339 ? ps t cl global clock low time ? 253 ? 339 ? ps t cnt minimum global clock period for 16-bit counter ? 5.4 ? 8.4 ? ns f cnt maximum global clock frequency for 16-bit counter ? ? 184.1 ? 118.3 mhz notes to table 3?27 : (1) the maximum frequency is limited by the i/o standard on the clock input pin. the 16-bit counter critical delay performs fast er than this global clock input pin maximum frequency. (2) only applicable to the t144 package of the 5m240z device.
chapter 3: dc and switching characteristics for max v devices 3?21 timing model and specifications may 2011 altera corporation max v device handbook ta b l e 3 ?2 8 lists the external i/o timing parameters for the 5m570z device. ta b l e 3 ?2 9 lists the external i/o timing parameters for the 5m1270z device. table 3?28. global clock external i/o timing parameters for the 5m570z device (note 1) symbol parameter condition c4 c5, i5 unit min max min max t pd1 worst case pin-to-pin delay through one lut 10 pf ? 9.5 ? 17.7 ns t pd2 best case pin-to-pin delay through one lut 10 pf ? 5.7 ? 8.5 ns t su global clock setup time ? 2.2 ? 4.4 ? ns t h global clock hold time ? 0 ? 0 ? ns t co global clock to output delay 10 pf 2.0 6.7 2.0 8.7 ns t ch global clock high time ? 253 ? 339 ? ps t cl global clock low time ? 253 ? 339 ? ps t cnt minimum global clock period for 16-bit counter ? 5.4 ? 8.4 ? ns f cnt maximum global clock frequency for 16-bit counter ? ? 184.1 ? 118.3 mhz note to table 3?28 : (1) the maximum frequency is limited by the i/o standard on the clock input pin. the 16-bit counter critical delay performs fast er than this global clock input pin maximum frequency. table 3?29. global clock external i/o timing parameters for the 5m1270z device (note 1) , (2) symbol parameter condition c4 c5, i5 unit min max min max t pd1 worst case pin-to-pin delay through one lut 10 pf ? 8.1 ? 10.0 ns t pd2 best case pin-to-pin delay through one lut 10 pf ? 4.8 ? 5.9 ns t su global clock setup time ? 1.5 ? 1.9 ? ns t h global clock hold time ? 0 ? 0 ? ns t co global clock to output delay 10 pf 2.0 5.9 2.0 7.3 ns t ch global clock high time ? 216 ? 266 ? ps t cl global clock low time ? 216 ? 266 ? ps t cnt minimum global clock period for 16-bit counter ? 4.0 ? 5.0 ? ns f cnt maximum global clock frequency for 16-bit counter ? ? 247.5 ? 201.1 mhz notes to table 3?29 : (1) the maximum frequency is limited by the i/o standard on the clock input pin. the 16-bit counter critical delay performs fast er than this global clock input pin maximum frequency. (2) not applicable to the f324 package of the 5m1270z device.
3?22 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation ta b l e 3 ?3 0 lists the external i/o timing parameters for the f324 package of the 5m1270z device. ta b l e 3 ?3 1 lists the external i/o timing parameters for the 5m2210z device. table 3?30. global clock external i/o timing parameters for the 5m1270z device (note 1) , (2) symbol parameter condition c4 c5, i5 unit min max min max t pd1 worst case pin-to-pin delay through one lut 10 pf ? 9.1 ? 11.2 ns t pd2 best case pin-to-pin delay through one lut 10 pf ? 4.8 ? 5.9 ns t su global clock setup time ? 1.5 ? 1.9 ? ns t h global clock hold time ? 0 ? 0 ? ns t co global clock to output delay 10 pf 2.0 6.0 2.0 7.4 ns t ch global clock high time ? 216 ? 266 ? ps t cl global clock low time ? 216 ? 266 ? ps t cnt minimum global clock period for 16-bit counter ? 4.0 ? 5.0 ? ns f cnt maximum global clock frequency for 16-bit counter ? ? 247.5 ? 201.1 mhz notes to table 3?30 : (1) the maximum frequency is limited by the i/o standard on the clock input pin. the 16-bit counter critical delay performs fast er than this global clock input pin maximum frequency. (2) only applicable to the f324 package of the 5m1270z device. table 3?31. global clock external i/o timing parameters for the 5m2210z device (note 1) symbol parameter condition c4 c5, i5 unit min max min max t pd1 worst case pin-to-pin delay through one lut 10 pf ? 9.1 ? 11.2 ns t pd2 best case pin-to-pin delay through one lut 10 pf ? 4.8 ? 5.9 ns t su global clock setup time ? 1.5 ? 1.9 ? ns t h global clock hold time ? 0 ? 0 ? ns t co global clock to output delay 10 pf 2.0 6.0 2.0 7.4 ns t ch global clock high time ? 216 ? 266 ? ps t cl global clock low time ? 216 ? 266 ? ps t cnt minimum global clock period for 16-bit counter ? 4.0 ? 5.0 ? ns f cnt maximum global clock frequency for 16-bit counter ? ? 247.5 ? 201.1 mhz note to table 3?31 : (1) the maximum frequency is limited by the i/o standard on the clock input pin. the 16-bit counter critical delay performs fast er than this global clock input pin maximum frequency.
chapter 3: dc and switching characteristics for max v devices 3?23 timing model and specifications may 2011 altera corporation max v device handbook external timing i/o delay adders the i/o delay timing parameters for the i/o standard input and output adders and the input delays are specified by speed grade, independent of device density. ta b l e 3 ?3 2 through table 3?36 on page 3?25 list the adder delays associated with i/o pins for all packages. if you select an i/o standard other than 3.3-v lvttl, add the input delay adder to the external t su timing parameters listed in table 3?26 on page 3?20 through table 3?31 . if you select an i/o standard other than 3.3-v lvttl with 16 ma drive strength and fast slew rate, add the output delay adder to the external t co and t pd listed in table 3?26 on page 3?20 through ta b l e 3 ?3 1 . table 3?32. external timing input delay adders for max v devices i/o standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl without schmitt trigger ?0?0?0?0ps with schmitt trigger ? 387 ? 442 ? 480 ? 591 ps 3.3-v lvcmos without schmitt trigger ?0?0?0?0ps with schmitt trigger ? 387 ? 442 ? 480 ? 591 ps 2.5-v lvttl / lvcmos without schmitt trigger ? 42 ? 42 ? 246 ? 303 ps with schmitt trigger ? 429 ? 483 ? 787 ? 968 ps 1.8-v lvttl / lvcmos without schmitt trigger ? 378 ? 368 ? 695 ? 855 ps 1.5-v lvcmos without schmitt trigger ? 681 ? 658 ? 1,334 ? 1,642 ps 1.2-v lvcmos without schmitt trigger ? 1,055 ? 1,010 ? 2,324 ? 2,860 ps 3.3-v pci without schmitt trigger ?0?0?0?0ps table 3?33. external timing input delay t glob adders for gclk pins for max v devices (part 1 of 2) i/o standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl without schmitt trigger ?0?0?0?0ps with schmitt trigger ? 387 ? 442 ? 400 ? 493 ps
3?24 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation 3.3-v lvcmos without schmitt trigger ?0?0?0?0ps with schmitt trigger ? 387 ? 442 ? 400 ? 493 ps 2.5-v lvttl / lvcmos without schmitt trigger ? 242 ? 242 ? 287 ? 353 ps with schmitt trigger ? 429 ? 483 ? 550 ? 677 ps 1.8-v lvttl / lvcmos without schmitt trigger ? 378 ? 368 ? 459 ? 565 ps 1.5-v lvcmos without schmitt trigger ? 681 ? 658 ? 1,111 ? 1,368 ps 1.2-v lvcmos without schmitt trigger ? 1,055 ? 1,010 ? 2,067 ? 2,544 ps 3.3-v pci without schmitt trigger ?0?0?7?9ps table 3?33. external timing input delay t glob adders for gclk pins for max v devices (part 2 of 2) i/o standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max table 3?34. external timing output delay and t od adders for fast slew rate for max v devices i/o standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl 16 ma?0?0?0?0ps 8 ma ? 39 ? 58 ? 84 ? 104 ps 3.3-v lvcmos 8 ma?0?0?0?0ps 4 ma ? 39 ? 58 ? 84 ? 104 ps 2.5-v lvttl / lvcmos 14 ma ? 122 ? 129 ? 158 ? 195 ps 7 ma ? 196 ? 188 ? 251 ? 309 ps 1.8-v lvttl / lvcmos 6 ma ? 624 ? 624 ? 738 ? 909 ps 3 ma ? 686 ? 694 ? 850 ? 1,046 ps 1.5-v lvcmos 4 ma ? 1,188 ? 1,184 ? 1,376 ? 1,694 ps 2 ma ? 1,279 ? 1,280 ? 1,517 ? 1,867 ps 1.2-v lvcmos 3 ma ? 1,911 ? 1,883 ? 2,206 ? 2,715 ps 3.3-v pci 20 ma ? 39 ? 58 ? 4 ? 5 ps lvds ? ? 122 ? 129 ? 158 ? 195 ps rsds ? ? 122 ? 129 ? 158 ? 195 ps
chapter 3: dc and switching characteristics for max v devices 3?25 timing model and specifications may 2011 altera corporation max v device handbook table 3?35. external timing output delay and t od adders for slow slew rate for max v devices i/o standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max 3.3-v lvttl 16 ma ? 5,913 ? 6,043 ? 6,612 ? 6,293 ps 8 ma ? 6,488 ? 6,645 ? 7,313 ? 6,994 ps 3.3-v lvcmos 8 ma ? 5,913 ? 6,043 ? 6,612 ? 6,293 ps 4 ma ? 6,488 ? 6,645 ? 7,313 ? 6,994 ps 2.5-v lvttl / lvcmos 14 ma ? 9,088 ? 9,222 ? 10,021 ? 9,702 ps 7 ma ? 9,808 ? 9,962 ? 10,881 ? 10,562 ps 1.8-v lvttl / lvcmos 6 ma ? 21,758 ? 21,782 ? 21,134 ? 20,815 ps 3 ma ? 23,028 ? 23,032 ? 22,399 ? 22,080 ps 1.5-v lvcmos 4 ma ? 39,068 ? 39,032 ? 34,499 ? 34,180 ps 2 ma ? 40,578 ? 40,542 ? 36,281 ? 35,962 ps 1.2-v lvcmos 3 ma ? 69,332 ? 70,257 ? 55,796 ? 55,477 ps 3.3-v pci 20 ma ? 6,488 ? 6,645 ? 339 ? 418 ps table 3?36. ioe programmable delays for max v devices parameter 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z 5m1270z/ 5m2210z unit c4 c5, i5 c4 c5, i5 min max min max min max min max input delay from pin to internal cells = 1 ? 1,858 ? 2,214 ? 1,592 ? 1,960 ps input delay from pin to internal cells = 0 ? 569 ? 616 ? 115 ? 142 ps
3?26 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation maximum input and output clock rates ta b l e 3 ?3 7 and table 3?38 list the maximum input and output clock rates for standard i/o pins in max v devices. table 3?37. maximum input clock rate for i/os for max v devices i/o standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z/5m1270z/ 5m2210z unit c4, c5, i5 3.3-v lvttl without schmitt trigger 304 mhz with schmitt trigger 304 mhz 3.3-v lvcmos without schmitt trigger 304 mhz with schmitt trigger 304 mhz 2.5-v lvttl without schmitt trigger 304 mhz with schmitt trigger 304 mhz 2.5-v lvcmos without schmitt trigger 304 mhz with schmitt trigger 304 mhz 1.8-v lvttl without schmitt trigger 200 mhz 1.8-v lvcmos without schmitt trigger 200 mhz 1.5-v lvcmos without schmitt trigger 150 mhz 1.2-v lvcmos without schmitt trigger 120 mhz 3.3-v pci without schmitt trigger 304 mhz table 3?38. maximum output clock rate for i/os for max v devices i/o standard 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z/5m1270z/ 5m2210z unit c4, c5, i5 3.3-v lvttl 304 mhz 3.3-v lvcmos 304 mhz 2.5-v lvttl 304 mhz 2.5-v lvcmos 304 mhz 1.8-v lvttl 200 mhz 1.8-v lvcmos 200 mhz 1.5-v lvcmos 150 mhz 1.2-v lvcmos 120 mhz 3.3-v pci 304 mhz lvds 304 mhz rsds 200 mhz
chapter 3: dc and switching characteristics for max v devices 3?27 timing model and specifications may 2011 altera corporation max v device handbook lvds and rsds output timing specifications ta b l e 3 ?3 9 lists the emulated lvds output timing specifications for max v devices. table 3?39. emulated lvds output timing specifications for max v devices parameter mode 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z/5m1270z/ 5m2210z unit c4, c5, i5 min max data rate (1) , (2) ? 10 ? 304 mbps ? 9 ? 304 mbps ? 8 ? 304 mbps ? 7 ? 304 mbps ? 6 ? 304 mbps ? 5 ? 304 mbps ? 4 ? 304 mbps ? 3 ? 304 mbps ? 2 ? 304 mbps ? 1 ? 304 mbps t duty ?4555% total jitter (3) ??0.2ui t rise ??450ps t fall ??450ps notes to table 3?39 : (1) the performance of the lvds_e_3r transmitter system is limited by the lower of the two?the maximum data rate supported by lv ds_e_3r i/o buffer or 2x (f max of the altlvds_tx instance). the actual performance of your lvds_e_3r transmitter system must be attained through the quartus ii timing analysis of the complete design. (2) for the input clock pin to achieve 304 mbps, use i/o standard with v ccio of 2.5 v and above. (3) this specification is based on external clean clock source.
3?28 chapter 3: dc and switching characteristics for max v devices timing model and specifications max v device handbook may 2011 altera corporation ta b l e 3 ?4 0 lists the emulated rsds output timing specifications for max v devices. table 3?40. emulated rsds output timing specifications for max v devices parameter mode 5m40z/ 5m80z/ 5m160z/ 5m240z/ 5m570z/5m1270z/ 5m2210z unit c4, c5, i5 min max data rate (1) ? 10 ? 200 mbps ? 9 ? 200 mbps ? 8 ? 200 mbps ? 7 ? 200 mbps ? 6 ? 200 mbps ? 5 ? 200 mbps ? 4 ? 200 mbps ? 3 ? 200 mbps ? 2 ? 200 mbps ? 1 ? 200 mbps t duty ?4555% total jitter (2) ??0.2ui t rise ??450ps t fall ??450ps notes to table 3?40 : (1) for the input clock pin to achieve 200 mbps, use i/o standard with v ccio of 1.8 v and above. (2) this specification is based on external clean clock source.
chapter 3: dc and switching characteristics for max v devices 3?29 timing model and specifications may 2011 altera corporation max v device handbook jtag timing specifications figure 3?6 shows the timing waveform for the jtag signals for the max v device family. ta b l e 3 ?4 1 lists the jtag timing parameters and values for the max v device family. figure 3?6. jtag timing waveform for max v devices tdi tms tdo tck signal to be captured signal to be driven t jcp t jch t jcl t jpsu t jph t jpco t jpxz t jpzx t jssu t jsh t jszx t jsco t jsxz table 3?41. jtag timing parameters for max v devices (part 1 of 2) symbol parameter min max unit t jcp (1) tck clock period for v ccio1 = 3.3 v 55.5 ? ns tck clock period for v ccio1 = 2.5 v 62.5 ? ns tck clock period for v ccio1 = 1.8 v 100 ? ns tck clock period for v ccio1 = 1.5 v 143 ? ns t jch tck clock high time 20 ? ns t jcl tck clock low time 20 ? ns t jpsu jtag port setup time (2) 8?ns t jph jtag port hold time 10 ? ns t jpco jtag port clock to output (2) ?15ns t jpzx jtag port high impedance to valid output (2) ?15ns t jpxz jtag port valid output to high impedance (2) ?15ns t jssu capture register setup time 8 ? ns t jsh capture register hold time 10 ? ns t jsco update register clock to output ? 25 ns t jszx update register high impedance to valid output ? 25 ns
3?30 chapter 3: dc and switching characteristics for max v devices document revision history max v device handbook may 2011 altera corporation document revision history ta b l e 3 ?4 2 lists the revision history for this chapter. t jsxz update register valid output to high impedance ? 25 ns notes to table 3?41 : (1) minimum clock period specified for 10 pf load on the tdo pin. larger loads on tdo degrades the maximum tck frequency. (2) this specification is shown for 3.3-v lvttl/lvcmos and 2.5-v lvttl/lvcmos operation of the jtag pins. for 1.8-v lvttl/lvcmos and 1.5-v lvcmos operation, the t jpsu minimum is 6 ns and t jpco , t jpzx , and t jpxz are maximum values at 35 ns. table 3?41. jtag timing parameters for max v devices (part 2 of 2) symbol parameter min max unit table 3?42. document revision history date version changes may 2011 1.2 updated table 3?2 , table 3?15 , table 3?16 , and table 3?33 . january 2011 1.1 updated table 3?37, table 3?38, table 3?39, and table 3?40. december 2010 1.0 initial release.

▲Up To Search▲

Price & Availability of 5M240ZM100C5N

	To Download 5M240ZM100C5N Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .